Address decoding refers to the way a computer system decodes the addresses on the address bus to select memory locations in one or more memory or peripheral devices. The 68000's 23-bit address bus permits 223 16-bit words to be uniquely addressed.
In full address decoding, each addressable memory location corresponds to a unique address value on the address bus. Figure 126 shows an example of two memory devices configured using full address decoding. Memory M1 is selected whenever A12- A23=000000000000, while M2 is selected whenever A12- A23=100000000000.
In partial address decoding, not all address lines in the address bus are used in the decoding process. Figure 127 shows two memory devices configured using partial decoding, where A23 is used to distinguish between the two. In this example, M1 and M2 are repeated 2,048 times through the memory space. When A23=0, M1 is selcted; when A23=1, M2 is selected.
ANU Engineering - ENGN3213