In this HLAB you are asked to implement and test on the Xilinx FPGA hardware the 4-bit ALU from HLAB1, but this time using only VHDL source code. Refer to HLAB1, section 9.5.1 for the 4-bit ALU specifications.
