We have seen that it is often convenient to use high level descriptions of state machines, where the inputs, outputs and states are symbolic and not necessarily binary. In fact, as we know, VHDL can handle high level descriptions using various data types.
When we come to synthesize or implement a state machine we need to encode any symbols in a binary form. We wil see how this can be done in the examples to follow.